Abstract-Power consumption is an important issue for cluster supercomputers as it directly affects running cost and cooling requirements. This paper investigates the memory energy efficiency of high-end data servers used for supercomputers. Emerging memory technologies allow memory devices to dynamically adjust their power states and enable free rides by overlapping multiple DMA transfers from different I/O buses to the same memory device. To achieve maximum energy saving, the memory management on data servers needs to judiciously utilize these energy-aware devices. As we explore different management schemes under five real-world parallel I/O workloads, we find that the memory energy behavior is determined by a complex interaction among four important factors: 1) cache hit rates that may directly translate performance gain into energy saving, 2) cache populating schemes that perform buffer allocation and affect access locality at the chip level, 3) request clustering that aims to temporally align memory transfers from different buses into the same memory chips, and 4) access patterns in workloads that affect the first three factors.
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INTRODUCTION
A S the computing capacity increases rapidly in largescale cluster computing platforms, power management becomes an increasingly important concern. For example, the power density of Google clusters with low-tech commodity PCs exceeds 700 W=ft 2 , while the typical cooling capability in data servers lies between 70 and 120 W=ft 2 [2] , [3] . A large power consumption in a cluster not only increases its running cost, but also raises its components' temperature through rapid heat dissipation, accordingly reducing the reliability and increasing the maintenance cost. The recent trend toward very-large-scale clusters, with tens of thousands of nodes [4] , will only exacerbate the power consumption issue.
Scientific applications usually need to input and output large amounts of data from secondary storage systems [5] . In order to alleviate the I/O bottleneck, cluster supercomputers usually use high-end storage servers with large capacity of main memory. For example, the IBM Blue Gene at LLNL has 32 TB memory [6] and up to 2TB memory can be installed on a single server [7] . Many previous studies [7] , [8] , [9] have shown that main memory is one of major sources of power consumption. The energy breakdown measured on a real server shows that the memory energy consumption is 41 percent of the total and is 50 percent more than the processors [9] . As the memory capacity continues to increase rapidly in order to bridge the ever-widening gap between disk and processor speeds, memory energy efficiency becomes an increasingly important concern.
In storage servers, most memory space is used as buffer cache. Accordingly, buffer cache management policies heavily influence the overall memory energy efficiency. In particular, under the same workload, different cache placement and replacement algorithms often create significantly different data physical layouts across all memory chips involved. Data physical layouts, however, determine not only access and utilization patterns of each individual memory chip but also the opportunities for each chip to save energy through emergent memory technologies such as power-mode scheduling and multiplexing DMA access.
In this paper, we focus on the evaluation of the memory efficiency of high-end data servers used for parallel applications. We develop a detailed trace-driven memory simulator and use five real-world parallel I/O workloads to compare the relative energy efficiency of eight replacement algorithms, including LRU, Belady, LIRS, ARC, 2Q, MQ, LRFU, and LRU2. We demonstrate that the interplay among cache performance, clustering capability, and cache populating schemes appears to be the most important factors in improving memory energy efficiency. In particular, we have the following conclusions:
. A cache replacement algorithm may directly translate the performance gain in terms of cache hit rates into energy saving. But, it may yet exhibit inferior capability in clustering memory accesses to a minimum number of memory chips and thus waste energy unnecessarily. We show that a good trade off can be achieved if a replacement algorithm can accurately retain both short-term and long-term hot blocks in the same chips. . The strategies used to allocate buffers before the cache is full, called cache populating schemes, also affect memory energy efficiency. For all replacement algorithms, sequential placement can potentially consume less energy than random placement. This is similar to the conclusion in [8] , which advocates sequential placement in virtual memory under nonscientific workloads. In buffer cache, the energy gain of sequential placement is particularly significant for workloads with mainly sequential or large looping patterns. However, the energy benefits of sequential placement are little for workloads predominated by random accesses or small-looping accesses. The rest of this paper is organized as follows: Section 2 briefly describes the background, including power-aware memory chips, DMA overlapping and buffer cache replacement algorithms. Section 3 presents our evaluation methodology and simulation results. Section 4 discusses prior related work and Section 5 concludes the paper.
BACKGROUND
Cache Replacement Policies
The buffer cache performance is theoretically bounded by the optimal Belady replacement algorithm [10] that replaces the block whose next reference is farthest in the future. In real systems, LRU algorithm or its variants have been widely used. In the past two decades, many new algorithms have been proposed to improve the performance of LRU. These algorithms are described below.
LRU-K dynamically records the Kth backward distance of every block x, which is defined as the number of references during the time period from the last Kth reference to x to the most recent reference to x [11] . A block with the maximum Kth backward distance is dropped to make space for missed blocks. LRU-2 is found to best distinguish infrequently accessed (cold) blocks from frequently accessed (hot) blocks. The time complexity of LRU-2 is Oðlog 2 nÞ, where n is the number of blocks in the buffer.
2Q is proposed to perform similarly to LRU-K but with considerably lower time complexity [12] . It achieves quick removal of cold blocks from the buffer by using a FIFO queue A1 in , an LRU queue Am, and a "ghost" LRU queue A1 out that holds no block contents except block identifiers. A missed block is initially placed in A1 in . When a block is evicted from A1 in , this block's identifier is added to A1 out . If a block in A1 out or A1 in is rereferenced, this block is promoted to Am. The time complexity of 2Q is Oð1Þ.
LRFU endeavors to replace a block that is both least recently and least frequently used [13] . A weight CðxÞ is associated with every block x, and a block with the minimum weight is replaced.
where , 0 1, is a tunable parameter and initially CðxÞ ¼ 0. LRFU reduces to LRU when ¼ 1 and to LFU when ¼ 0. By controlling , LRFU represents a continuous spectrum of replacement strategies that subsume LRU and LFU. The time complexity of this algorithm ranges between Oð1Þ and Oðlog nÞ, depending on the value of . MQ uses m þ 1 LRU queues (typically, m ¼ 8), Q 0 ; Q 1 ; . . . ; Q mÀ1 and Q out , where Q i contains blocks that have been referenced at least 2 i times but no more than 2 iþ1 times recently, and Q out contains the identifiers of blocks evicted from Q 0 in order to remember access frequencies [14] . On a cache hit in Q i , the frequency of the accessed block is incremented by 1, and this block is promoted to the most recently used position of the next level of queue if its frequency is equal to or larger than 2 iþ1 . MQ associates each block with a timer that is set to currentT ime þ lifeT ime. lifeT ime is a tunable parameter that is dependent upon the buffer size and workload. It indicates the maximum amount of time a block can be kept in each queue without any access. If the timer of the head block in Q i expires, this block is demoted into Q iÀ1 . The time complexity of MQ is Oð1Þ.
LIRS uses the distance between the last and second-tothe-last references to estimate the likelihood of the block being rereferenced [15] . It categorizes a block with a large distance as a cold block and a block with a small distance as a hot block. A cold block is chosen to be replaced on a cache miss. LIRS uses two LRU queues with variable sizes to measure the distance and also provides a mechanism to allow a cold block to compete with hot blocks if the access pattern changes, and this cold block is frequently accessed recently. The time complexity of LIRS is Oð1Þ. Clock-pro [16] is an approximation of LIRS.
ARC uses two LRU lists L 1 and L 2 for a cache with a size of c [17] . These two lists combinatorially contain c physical pages and c identifiers of recently evicted pages. While all blocks in L 1 have been referenced only once recently, those in L 2 have been accessed at least twice. The cache space is allocated to the L 1 and L 2 lists adaptively according to their recent miss ratios. More cache space is allocated to a list if there are more misses in this list. The time complexity of ARC is Oð1Þ. CAR [18] is a variant of ARC based on clock algorithms.
RDRAM Memory Chips
In the RDRAM technology, each memory chip can be independently set to a proper state: active, nap, standby, and powerdown. In the active state, a chip can perform reading or writing and consumes full power. In the other states, the chip powers off different components to conserve energy. In these states, the chip cannot service any read/ write requests before it becomes active. The transition from a lower power state to a higher one requires some time delay. Note that RDRAM keeps refreshing all memory cells in lower states, and thus, all data are still accessible after switching to the active state. There are two classes of techniques to control the power state of a memory chip: static and dynamic. Static techniques always set a chip to a fixed low-power state. The chip is transitioned back to full-power state only when it needs to service a request. After the request is serviced, the chip immediately goes back to the original state, unless there is another request waiting. In contrast, dynamic techniques change current power state to the next lower power state only after being idle for a threshold amount of time. The thresholds are dynamically adjusted according to the variation of memory access workload. Since previous studies have shown that dynamic techniques are more energy efficient by avoiding unnecessary power-up and power-down transitions [7] , [8] , this paper thus only focuses on dynamic ones in energy evaluation.
DMA Overlapping
Direct Memory Access (DMA) has been widely used to transfer data blocks between main memory and I/O devices including disks and network. Fig. 1 gives an example disknetwork data path for two cache misses A and B, following steps from 0 to 3. When a read request arrives through a network interface (NIC), the server first performs data address translation and then checks whether desired data blocks are stored in the main-memory buffer cache. If they are cached, the host processor on the storage server initiates a network DMA operation to transfer the data out directly from the main memory through NIC. If they are not, the processor first performs a disk DMA transfer to copy the data from disks to the main-memory buffer cache, and then, the processor conducts a network DMA transfer to send the data out. For write requests, the data paths are similar but flow in the reverse direction.
On a storage server, recent DMA controllers such as Intel's chipset E8870 and E7500 [19] allow multiple DMA transfers on different buses to access the same memory module simultaneously in a time multiplexing fashion. Typically, the peak transfer rate of a memory chip can be a multiple factor of the bandwidth of the PCI bus. For example, the transfer rate of most recent RDRAM chips [20] and DDR SDRAM are up to 3.2 Gbytes/s and 2.1 Gbytes/s, respectively, while a typical PCI-X bus only gives a maximum rate of 1.064 Gbytes/s, and the second-generation SATA disk DMA throughput is only 300 Mbytes/s.
Multiplexing various slow disk and network I/Os to the same memory chip can reduce the waste of active memory cycles and hence save memory energy. Most DMAs move a large amount of data, usually containing multiple 512-byte disk sectors or 4-KBytes memory pages. Without multiplexing, a memory chip is periodically touched during a DMA transfer, and such access period is too short to justify the transition to a low-power mode [7] . As a result, significant amount of active energy is wasted. However, when DMAs on different I/O buses are coordinated to access the same memory chip, such energy waste can be reduced. For example, when the concurrent requests A and B in Fig. 1 are directed to the same memory chip, the DMA transfers A1, and B1 can overlap with each other in time and accordingly one of them takes a "free ride" and consumes zero energy, without causing any performance penalty. Similarly, A2 and B2 can also overlap with each other.
ENERGY EVALUATION
This section presents the energy evaluation of eight popular buffer cache management algorithms through trace-driven experiments in the light of new memory technologies.
In order to provide a fair comparison between these algorithms, we assume that all buffer cache blocks are physically allocated to a dedicated set of memory chip devices to avoid the disturbances from other competing nonfilesystem memory accesses. In fact, the experiments based on an implementation in Linux presented in [21] show that separation of the buffer cache from the system memory actually improves the overall memory energy efficiency. Similarly, the research on energy-aware virtual memory management strongly recommends to allocate an application's pages into the same chips to minimize the number of chips utilized [7] . In addition, this paper limits our investigation scope only to the energy consumed by all memory chips used for buffer caching and ignore other hardware components, although energy scavenging for the whole system is very important.
File System I/O Traces
Two sets of I/O traces are used in this study. The first set includes scientific computing I/O trace [22] , and the second set includes commercial applications I/O traces [23] . All traces consist of file system I/O calls made by applications such as file operations of open, seek, read, write, and close. Table 2 summarizes the statistics of these traces. 
Scientific Computing I/O Traces
Two sets of parallel I/O traces are used in this study.
The set of traces include three parallel scientific applications, ior2, m1, and f1 are collected from large supercomputer clusters with more than 800 dual-processor nodes at the Lawrence Livermore National Laboratory (LLNL) [22] . These traces are collected in a parallel file system that runs on multiple data servers. The traces consist of file system calls made by all client processes of a given scientific application. In our experiments, we replay these traces on a large RAID storage server. We faithfully preserve system call numbers, call parameters, and their call order for all client processes of a given scientific application. We believe that this approach can effectively emulate a hypothetical scenario that these application run on a centralized storage system. A detailed description to these scientific applications is given in [22] . The following summarizes the trace characteristics.
ior2 is a parallel file system benchmark suite developed at LLNL [24] . Based on typical data access patterns of scientific parallel applications, this benchmark suite includes three separate benchmarks: ior2-fileproc, ior2-shared, and ior2-stride. The traces of these benchmarks are collected on a 512-node cluster. The ior2-fileproc benchmark assigns a different output file for each node and has the best write performance. It achieves 150,000 write requests per second, resulting in an aggregate throughput of 9 Gbytes per second. While ior2-fileproc uses a model of one file per node, ior2-shared and ior2-stride takes the shared-region and shared-stride data access models, respectively. All the nodes simultaneously access a shared file sequentially in ior2-shared and noncontiguously with a varying stride between successive accesses in ior2-stride.
f1 is a large-scale physics simulation running on 343 nodes. This application has two I/O-intensive phases: the restart phase and the result-dump phase. In the first phase, data are retrieved from a shared file independently by all involved computing nodes. Thus, read operations dominate in this phase. In the result-dump phase, a small set of nodes periodically gather a large amount of simulated results from the others and concurrently save collected results into a shared file. This phase is dominated mostly by writes. The corresponding traces collected are named as f1-restart and f1-write. The f1 trace has representative I/O accesses pattern existed in scientific applications: a master node periodically collects and saves intermediate results generated by other computation nodes [22] .
m1 is an ever-larger physics simulation that runs on 1,620 nodes. This application uses an individual output file for each node. Similar to the previous application, it also has a restart phase and a result-dump phase. The corresponding traces are referred to as m1-restart and m1-write. Compared with f1, m1 has a similar yet different I/O behavior. Similar to f1, m1 is also divided into two phases, write and restart. Different from f1, all nodes write roughly the same amount of data, and there are also significant amounts of write requests in m1-restart.
BLAST [25] is one of the most widely used tools in computational biology for a sequence similarity search. Given a query sequence and a sequence database as inputs, BLAST searches all entities in the database for those with high-scoring gapped alignment to the given query, where the deletion, insertion, and substitution are allowed in sequence comparison, and the alignment scores are determined statistically and heuristically based on expertspecified scoring matrix. In order to parallelize BLAST program, the sequence database is divided into a number of segments stored on different nodes. The parallel BLAST (mpiBLAST) programs consist of master and a number of workers [26] . Each worker excuses the NCBI blastall to searches its local segment using the query assigned by the master. The sequence database BLAST nt has 1.76 million sequences stored at files with total size of 2.3 Gbytes. The mpiBLAST trace was collected from eight workers searching against eight nt database fragments and consists of 144 I/O accesses. These I/Os includes both small and large reads with a few small writes. Eighty-nine percent operations were reads with data size ranging from 14 bytes to 220 Mbytes, and their average size was 31.29 Mbytes. Eleven percent operations was writes, and the maximal and minimal write size was 778 and 50 bytes, respectively, with a mean of 690 bytes [27] .
Commercial Applications I/O Traces
The traces of DB2 collected in an 8-node IBM DB2 Parallel Edition database system [23] . These DB2 traces have a total of 3.7 millions of I/O references and 229.28 Gbytes data traffic. The total database size is 5.2 Gbytes, and it was stored in 831 files. Since the traces were collected on old machines in 1997, we choose to scale up the traces by reducing the runtime with a factor of 1,000 in this study.
Simulation Framework
Our simulation framework is composed of three major components: cache simulator, disk array simulator, and memory simulator. Disksim [28] , a well-validated disk array simulator, is incorporated into our framework to precisely emulate the timing of disk I/O traffic. These three components interact with each other through three event queues shown in Fig. 2 . We use Disksim APIs with callback functions to generate disk DMA requests. The memory simulator and the cache simulator coordinates with each other to determine the physical chip address for each block. Before the cache is full, the memory simulator resolves the chip address for each missed block based on the cache populating schemes. The populating schemes are discussed later in Section 3.6. After the buffer cache is full, the cache simulator determines logically the victim block and the chip address of the new block will simply be that of the victim block. In addition, for each chip, the memory simulator maintains the power state transitions based on a time-out mechanism used in [8] , and also, the DMA overlapping operations are simulated under the help of the DMA running queue. The total energy consumption, defined as products between power consumption rates and time, is increased during the simulation based on the power state transitions of each chip.
It has been a great challenge for us to validate our simulation framework. The main reason is that it is very difficult to accurately measure the memory energy consumption [29] . First of all, the trace collector's memory accesses cannot be easily separated out physically, thus generating significant measurement errors. Second, due to the complexities of memory accesses, it is almost impossible to manually validate the energy for a small memory access stream. As a result, to our best knowledge, there is no validation for all memory energy simulators expect IBM's proprietary memory simulator [30] , which is validated against a proprietary RTL simulator containing 1.5-million lines of VHDL codes developed at IBM. To overcome these challenges, Lee et al. [21] use the product of memory access time duration and the requested data size to approximate the real energy consumption. However, this approach cannot be used in our study since it ignores the energy saved through DMA overlapping.
Simulation Environment
We have developed a detailed trace-driven simulator that can accurately emulate network DMA and disk DMA operations and report the energy consumption of memory chips. In storage servers, both DMAs are heavily involved. Through disk DMAs, data missed in the cache or dirty blocks are exchanged between memory chips and disk drives. Through network DMAs, the requested data are sent to clients from the memory through NICs. With new technology introduced, multiple DMAs on different buses can simultaneously access the same chip in a multiplexing way. The simulated data sever is configured with six network adaptors and 12 disks. Each device has its own independent DMA channel with a bandwidth of 200 Mbytes/s Disksim [28] , a well validated disk array simulator, is incorporated into our simulator to precisely emulate the timing of disk I/O traffic.
The simulator adapts the RDRAM memory chips, whose parameters are given in Table 1 . Each chip capacity is 32 Mbytes and can support up to 16 concurrent DMA operations (3.2 Gbytes/s). The simulator models the chip's power state transition, the DMA operation contention and queuing processes. The time-out thresholds for powerdown, nap, and standby are based on the breakeven time given in [8] . While the simulation results reported in this paper are based on RDRAM memory systems, our simulator is also applicable to DDR SDRAM technologies, where we can treat entire DDR modules as we do single RDRAM chips.
We simulate the traces by replaying all I/O events at predetermined times specified in the traces, independent of the performance of memory hierarchy. This approach is used mainly because all traces that we have access to do not record the dependence among request completion and subsequent I/O arrivals. Such dependence exists at both inter-and intraprocess levels. However, the dependence at the interprocess level does not widely exist in many scientific and database workloads. For parallel scientific applications, Purakayastha et al. [31] conclude that files, particularly write-only files, are often not shared between jobs, and Pasquale and Polyzos [32] shows that application codes are highly structured and often utilize carefully formatted data sets without overlap. Similarly, in parallel database applications, I/O requests issued from independent processes running on different machines [23] are also likely be independent. The dependence at the intraprocess level cannot be easily extracted from a system and recorded in the traces [33] . The traces used in this paper do not provide I/O dependence information, and our simulations fail to preserve I/O dependence, which is one of the limitations of this study.
Energy Comparisons under Sequential Placement
From the operating systems' point of view, the energy consumption of buffer cache is mainly influenced by the following three factors:
1. How does the buffer cache get populated with blocks? There are two well-known policies, including sequential first-touch policy and random placement. The former allocates buffers in the order they are accessed, filling an entire RDRAM chip before moving on to the next one. The latter is to allocate buffers randomly with respect to chip selection. The buffer cache management module in most operating systems uses random placement to populate the cache, without considering which chips the requested buffers are physically located. 2. How well does the cache algorithm capture temporal locality? A higher hit rate helps reduce the total number of memory accesses made by disks. Such performance gain often translates into lower power consumption by reducing runtime. 3. What is the cache algorithm's efficiency in clustering memory accesses to a minimum number of active chips? Clustering memory access to a small set of chips helps save energy from two aspects. Not only does it decrease the average number of memory chips that are simultaneously active during the runtime, but also increase the level of concurrency between multiple DMA transfers from different I/O buses to the same memory chip. In this section, we assume that the buffer cache is initially populated by using the sequential first-touch policy since this approach has the best energy efficiencies. We discuss the impact of populating policies in the following section. Hence, we only focus on the study of the first two factors in this section. For the convenience of comparisons, all energy measurements and the completion time are rated to their corresponding values of the buffer cache configuration that has the least cache size and is managed by the Belady algorithm.
Parallel Database Applications DB2
The experimental results of DB2 are presented in Fig. 3 . The energy measurements in Fig. 3d are normalized to the energy consumed in a 2-Gbytes cache that is managed by Belady. Similarly, the runtimes in Fig. 3c are normalized to the runtime of a 2-Gbytes cache that is managed by Belady. The percentage of energy saving by DMA overlapping, as shown in Fig. 3e , is defined as the ratio of energy saved through DMA overlapping to the total energy consumed when DMA overlapping is disabled. Fig. 3f presents the cumulative distribution function (CDF) of requests among chips. A point ðx; yÞ in the cumulative distribution curve indicates that x memory chips service y percent of the total memory DMA transfers.
We observe that in DB2, the cache algorithms can directly translate performance gain into energy saving.
The DB2 trace, as shown in Fig. 3a , have a combination of large sequential and looping accesses. Figs. 3b and 3d show that the memory energy is mainly determined by cache hit rates. For all cache sizes, the energy consumptions of different algorithms are almost inversely proportional to their hit rates. Under the same cache size, a higher hit rate leads to a shorter runtime and a smaller energy consumption. For example, the Belady has 24.3 percent higher hit rates than 2Q on the average, resulting in an average of 24.5 percent energy saving. In addition, all overlapping benefits decrease nearly proportionally as the memory size increases (see Fig. 3e ). Intuitively, as there exist more memory chips in systems, memory transfers have less chances to overlap due to reduced utilization on each chip. Furthermore, the percentages of energy saving by DMA overlapping exhibits no significant differences among different replacement algorithms, which indicates that the effect of overlapping in all algorithms are almost identical. This explains why only cache performance determines the memory energy efficiency in this workload.
Parallel I/O Benchmark ior2
The parallel I/O benchmark ior2 [24] aims to emulate the I/O behaviors of data-intensive scientific applications. The ior2-shared benchmark used in this study has both sequential accesses and random accesses (see Fig. 4a ). The random access pattern is created by 512 interleaved parallel I/O streams. The following observations are made under workload ior2.
First, LIRS is more energy efficient than Belady. For example, when the cache size is 1 Gbyte, the active energy of LISR, MQ, and 2Q is only 43 percent, 55 percent, and 55 percent of Belady's active energy, respectively. This can explain why Belady consumes more energy even though it has a shorter runtime. When the cache size is larger than 8 Gbytes, the total energy consumption of all algorithms, except LIRS and arc, starts to decrease due to reduced runtimes. When the cache size reaches 16 Gbytes, slightly exceeding the working set of ior2, all algorithms converge to the same values since no cache replacement occurs.
Second, the energy efficiency of 2Q and MQ is due to their better capability of I/O clustering. Both algorithms are more likely to retain long-term hot data blocks in the same cache chips. Fig. 4f plots the cumulative distribution curve when the cache size is 4 Gbytes. It shows that a single chip absorbs 51 percent and 43 percent data accesses in 2Q and MQ, respectively. That is mainly because 2Q and MQ usually do not evict out hot blocks, and accordingly, these hot blocks are never moved among different chips. Both algorithms use several separate queues to store blocks with different temporal locality. They filter out blocks with high access frequency and promote them to separate queue(s). During a cache miss, the blocks in these queues typically have a higher priority of staying in the cache.
Large-Scale Physics Simulations f1 and m1
One important observation in f1 is that these replacement algorithms have different energy efficiency even if they have nearly the same hit rates. For example, at the cache size of 128 M, the energy difference among all algorithms, except for Belady, is up to 16.2 percent, while their corresponding hit rates and runtimes differ by only up to 1 percent and 5 percent, respectively. Specifically, the energy consumption of 2Q and MQ are smaller than LRFU by 16.2 percent and 13.5 percent, respectively. These results show that these algorithms inherently have different effects on temporally aligning memory transfers.
In particular, we find that 2Q and MQ provide better opportunities for temporally aligning memory transfers into the same set of chips. For example, when the cache size is 128 Mbytes, one single chip in 2Q and MQ services 62.6 percent of DMA memory transfers, while a chip in the other algorithms only attracts up to 20 percent (see Fig 5f) . Such heavily skewed utilization creates larger chances for 2Q and MQ to save energy. As a result, the percentage of energy saving by access overlapping of 2Q and MQ achieves 13 percent and 10 percent, respectively (see Fig. 5e ). The m1 trace exhibits predominantly periodical accesses, as shown in Fig. 6a . In this application, the energy efficiency is mainly determined by the cache performance in terms of cache hit rates. In fact, the total energy consumptions, under different cache sizes as shown in Fig. 6d , is almost inversely proportional to the cache hit rates presented in Fig. 6b . A gain in cache hit rates leads to a decrease of the runtime, as well as the number of memory DMA transfers. Accordingly, this performance gain is directly translated into lower power consumption.
It is interesting to observe that LIRS saves slightly more energy than Belady that has optimal hit rates. This observation is an exception to the conclusion made above. Fig. 6f indicates LIRS clusters 66 percent of memory accesses within four memory chips, while Belady distributes all accesses almost evenly across all memory chips. Such a scattered distribution in Belady causes an unnecessary amount of memory chips to stay in the active state simultaneously and reduces the opportunity of energy saving through access overlapping.
Parallel Bioinformatics Application mpiBLAST
Under the mpiBLAST workload, LIRS has lower hit rates but surprisingly is the most energy efficient under most cache size configurations. A further analysis shows that LIRS successfully clusters memory accesses to the same chips and achieves more energy saving through DMA overlapping. The mpiBLAST trace, as shown in Fig. 7a , is dominated by eight large sequential and looping accesses, and this pattern repeats two times. Fig. 7b classifies these cache algorithms into the following three groups: the first group has Belady, the second group has LIRS, and the remaining algorithms belong to the third group. Fig. 7d shows that the memory energy is mainly determined by cache hit rates. For all cache sizes, the energy consumptions of different algorithms are almost inversely proportional to their hit rates. Under the same cache size, a higher hit rate leads to a smaller energy consumption. For example, the Belady has 12.29 percent higher hit rates than LRU on the average, resulting in an average of 7.95 percent energy saving. In addition, all overlapping benefits decrease nearly proportionally as the memory size increases (see Fig. 7e ). Intuitively, as there exist more memory chips in systems, memory transfers have less chance to overlap due to reduced utilization on each chip. Accordingly, they converge after cache size reaches 2.25 Gbytes. It is also noticed that the percentage of energy saving by DMA overlapping remains as 75.5 percent when the cache size exceeds 2.25 Gbytes. This is because the mpiBLAST I/Os are very bursty and include 16 large read operations with an average request size of approximately 200 Mbytes. Such large I/O operations create more chances for I/O overlapping, especially when disk DMA are not involved. Furthermore, the percentage of energy saving by DMA overlapping exhibits no significant differences among different replacement algorithms, which indicates that the effect of overlapping in all algorithms are almost identical. This explains why only cache performance determines the memory energy efficiency in this workload.
Comparison of Clustering Capabilities
In the previous discussion, we have found that the ability of a given algorithm in clustering hot blocks into the same chips may affect significantly the total memory energy consumption. Specifically, there is a strong correlation between CDF curves and total energy. We use 2Q and LRU in f1 with a cache size of four memory chips as an example to illustrate this correlation. The reason why this specific example is used is simply that the power consumption rates of each chip, given in Fig. 8 , is easy to read in this case. As shown in Figs. 8 and 5f , the busiest chip that serves approximately 60 percent requests in 2Q consumes 38.7 percent much more energy than the busiest chip that serves roughly 25 percent requests in LRU. Additionally, the other three chips serve approximately the same amount of accesses and interestingly their energy consumptions are almost the same too. The main reason for such correlations is that CDF curves not only indicate workload spatial distributions across all memory chips but also imply temporal access locality at the chip level. This motivates us to study CDFs and compare the clustering capabilities of these algorithms.
To measure the clustering ability of a given cache replacement algorithm, we adopt a concept called skewness, defined as the percentage of requests served by the memory that serve the most amount of requests among all chip utilized. In fact, the skewness is simply the percentage of requests served by the first chip in a given CDF curve.
Before discussion, let us first look at the differences between 2Q and LIRS. In order to keep hot blocks longer in the cache and evict cold blocks quickly, both algorithms use ghost caches. In 2Q, the ghost cache is A1 out , while the ghost cache is nonresident HIR entries in LIRS. However, the ghost cache size in 2Q is typically half of the physical block entries, but LIRS's ghost cache varies with workloads and can be much larger than 2Q. The larger size of ghost cache can potentially help reduce inaccuracy in capturing hot blocks and accordingly result in positive effects on the performance. The second important difference between 2Q and LIRS is the size of cache holding cold blocks. 2Q uses 25 percent while LIRS uses only 1 percent. The third difference is that 2Q's A1 in can filter short-term hot blocks.
The skewness of 2Q and LIRS are 62.6 percent and 25 percent, respectively, in workload f1, and 67.5 percent and 25 percent, respectively, in workload DB2. Under both workloads, LIRS has a similar CDF to the others except 2Q. DB2 is dominated by large sequential accesses followed by multiple loops (see Fig. 3a ). These loops contain timevarying hot blocks, and they are mostly short term. LIRS does not distinguish short-term hot blocks from long-term ones and retains them all in the cache. When old short-term hot blocks are evicted out and then new short-term hot blocks are moved in, the memory layout is more likely to be disturbed, which causes hot blocks to occupy more chips. This explains why 2Q has a larger skewness than LIRS in DB2. For the same reason, the large sequential and many short-term hot blocks access patterns in f1 (see Fig. 5a ) make LIRS have a weaker capability in retaining long-term hot blocks than 2Q.
Under workload ior2, the LIRS's ability of clustering hot blocks is again inferior to 2Q. The ior2 workload is dominated by a large sequential access and many random accesses whose hot blocks change with time. Under such workload, especially at the random access phase, 2Q's A1 in can prevent short-term hot blocks from being placed in the longer term hot block queue Am. Hence, 2Q can capture longer term hot blocks in the cache and achieve better clustering capability.
However, under workload m1, the LIRS CDF is superior to 2Q (see Fig. 6f ). The m1 shows both large and small looping accesses with different looping periods. Since typically LIRS can provide more space to hold hot data than 2Q, LIRS can better identify hot blocks and, thus, avoids unnecessary paging-out and paging-in to hot blocks. Additionally, LIRS has a larger ghost cache that also helps accurately identify hot blocks. These two advantages over 2Q result in better clustering effects.
Under workload mpiBLAST, the hit rate of LIRS is 6.4 percent lower than BELADY on the average, while the LIRS energy is 5 percent smaller than BELADY on the average. This demonstrates that the factors rather than hit rate can significantly affect memory energy consumption. Fig. 7f shows that the first five chips can serve 46 percent accesses in LIRS, while the first five chips can serve only 31.5 percent accesses in BELADY. Hence, the LIRS CDF curve is above the BELADY. This concludes that LIRS has stronger capability to cluster hot data to a smaller set chips than BELADY under this workload. In addition, the CDF curves of MQ and 2Q are also above BELADY shown in Fig. 7f . However, their superior clustering ability is offset by their lower hit rates, resulting in more energy consumptions than BELADY.
From the above discussions, we conclude that LIRS can better capture hot blocks both in short term and long term, and thus, it typically has superior cache hit ratios than MQ and 2Q. On the other hand, MQ and 2Q only retain well long-term hot blocks. Thus, in MQ and 2Q, these long-term hot blocks may avoid some unnecessary memory paging, and these hot blocks stay in the same chips. As a result, MQ and 2Q can better align memory accesses to the same chips even though they may be inferior in hit rates.
Sequential Placement versus Random Placement
This section examines the benefits of two buffer cache populating strategies: sequential placement and random placement. While the former allocates buffers in the order they are accessed, filling an entire chip before moving to the next, the latter randomly selects a chip to allocate buffers. We normalize the energy consumption of sequential placement normalized to random placement under the same cache size and replacement algorithm. The energy of random placement is averaged over three repeated experiments. We conclude that sequential placement is more energy efficient than random placement in all parallel I/O traces studied. As shown in Fig. 9 , the average normalized energy across different cache sizes for Belady, ARC, LRU, LIRS, LRFU, MQ, LRU2, and 2Q is 29.0 percent, 31.5 percent, 31.4 percent, 29.6 percent, 30.7 percent, 25.2 percent, 31 percent, and 23.3 percent, respectively. The average saving across all algorithms is 28.96 percent. Our observation is consistent with the conclusion made in the literature on conventional non-file-I/O workloads. For example, Lebeck et al. [8] report that sequential placement achieves 12 percent to 30 percent energy saving. Currently, operating systems widely used in HPC, such as BSD variants, Solaris, and Linux, allocate memory frames, especially buffer and page caches, with little considerations of chip selection. Consequently, contiguous memory regions often become fragmented. Our experimental results build a compelling reason for HPC designers to incorporate energy-aware data placement into the buffer cache management unit.
Another interesting observation is that sequential placement benefits energy-efficiency more significantly in workloads dominated with sequential access or large looping patterns. In m1 that is dominated with small local looping accesses, the average energy saving of all algorithms is only 7 percent. However, in f1 with long sequential accesses and mpiBLAST with large accesses, the average saving achieves 27.4 percent and 65.7 percent, respectively. mpiBLAST has large I/O requests, with an average of 220 Mbytes. Such workload with large requests greatly favors for sequential placement due to fact that large I/Os generate a large sequential cache area victimized for new I/Os in the sequential placement. Since the parallel I/O patterns can often be characterized as large, striping, and concurrent accesses [27] , we conjecture that sequential placement under in HPC systems would present a larger energy benefit than it would in conventional systems.
RELATED WORK
Until recently, power consumption was an issue primarily in embedded or portable computer systems. However, energy efficiency is becoming an increasingly important concern in the high-performance computing (HPC) community. References [34] , [35] , [36] , [37] , and [38] aim to reduce the CPU energy consumption in a cluster environment by using dynamic voltage scaling to slow down the CPU speed. Lawson and Smirni [39] propose an energysaving scheme that dynamically adjusts the number of processors in a parallel system that operates in "sleep" mode. There are also studies in optimizing disk energy efficiency for scientific applications [40] .
On individual servers, many research studies have been conducted to save memory energy. It is proposed in [41] , [42] , [43] , and [44] to adaptively control the memory power states, instead of relying on simple threshold mechanisms. It is proposed in [6] , [7] , [8] , and [45] to save energy in memory management by judiciously allocating or migrating memory pages to cluster an application's pages into a minimal number of chips. Li et al. [46] and Cai and Lu [47] aims to optimize the overall energy efficiency of both memory chips and disk drives. While almost all the research work mentioned above is designed for virtual memory, very little research work has been done for buffer cache. Pandey et al. [7] propose two schemes to save energy in data servers: temporally aligning DAM transfers to the same memory chips through buffering and migrating data among chips to minimize the number of active chips. Zhu and Zhou [48] propose a new buffer cache replacement algorithm to reduce the disk energy consumption.
CONCLUSION
We have developed a detailed trace-driven simulator that emulates the behavior of different cache management schemes. This simulator allows us to quantify the energy impact of eight different cache replacement algorithms including ARC, Belady, LRU, LIRS, LRFU, MQ, LRU2, and 2Q. Under the same workload, the interplay among the following three important factors appears to be the most important: the cache performance in terms of hit rates, the cache's ability to temporally align memory accesses to the same chips, and the cache populating schemes to allocate buffers. In particular, when the total size of hot blocks is smaller than the size of the cache partition holding hot blocks, 2Q can save more energy than LIRS. Otherwise, LIRS is more energy efficient than 2Q. In large-looping access workloads, a gain in cache rates can be directly translated into better energy efficiency. However, this observation cannot to be applied generically to workloads with more complex access patterns. Additionally, sequential placement can potentially save more energy than random placement in all replacement algorithms, especially under the large size I/O operations. However, such energy benefit diminishes for workloads with mainly random accesses and small-looping accesses. By quantifying and, thus, prioritizing the many factors that may impact the overall energy consumption, we see this study as a first step toward modifying existing replacement algorithms or designing a new one that can optimize the energy saving by striking the optimal trade-off among the important factors. This study also allows us to better understand the performance and energy efficiency of these cache replacement algorithms under parallel I/O workloads. Limitations and future work. We have had great challenges in validating our simulators due to the lack of customized hardware for memory energy measurements. In our study, our study is limited to buffer cache memory only and ignore all other components. The I/O traces also impose two limitations: all memory-mapped I/O accesses were not collected in the traces, and the dependence between I/O accesses was not recorded in the trace, and thus, our simulator could not faithfully emulate such dependence. Our future work focus on addressing these limitations, studying the impacts of page migrations, and developing analytical energy models and new power-aware buffer cache replacement algorithms.
